
## Microeletrônica


## Aula #6 → Processo de fabricação CMOS


- □ Professor: Fernando Gehm Moraes
- □ Livro texto:

Digital Integrated Circuits a Design Perspective - Rabaey

C MOS VLSI Design - Weste









Revisão das lâminas: 15/setembro/2024

## **Tendências**



## **Tendências**

## Changes in Silicon Processing



unec


Source: adapted from Bryon Moyer, Semi Engineering, and Marvell

restricted


## **Tendências**

## Rethinking wiring could improve chip efficiency

## Traditional chip architecture




### **Backside power Architecture**



**INTEC** Source: financial times

restricted

## Companhias



## Semiconductor Revenues, \$Billion

Source: Companies, Semiconductor Intelligence estimates

Rank Company		<u>1984</u>	<b>Share</b>	Company	2023	<b>Share</b>
1	TI	2.4	9.3%	Nvidia	52.9	10.6%
2	Motorola	2.2	8.3%	Intel	51.6	10.3%
3	NEC	2.1	8.1%	Samsung	45.4	9.1%
4	Hitachi	1.9	7.3%	Broadcom	36.2	7.2%
5	National	1.9	7.2%	Qualcomm (IC)	29.6	5.9%
6	Toshiba	1.5	5.8%	AMD	22.2	4.4%
_ 7	Philips	1.3	4.8%	SK Hynix	21.2	4.2%
8	Intel	1.2	4.6%	TI	18.1	3.6%
9	AMD	1.1	4.4%	Infineon	17.7	3.5%
10	Fujitsu	0.9	3.5%	STMicro	17.4	3.5%
	Top Ten Total	16	63%	Top Ten Total	312	62%
	Total Market	26	100%	<b>Total Market</b>	500	100%

https://semiwiki.com/semiconductor-services/335616-nvidia-number-one-in-2023/

## 1Q21 Top 15 Semiconductor Sales Leaders (\$M, Including Foundries)

1Q21 1Q20			1Q20	1Q20	1Q20	1Q21	1Q21	1Q21	1Q21/1Q20		
-	1 '	l Company	Headquarters		Total	Total	_	Total	Total	% Change	
Rank Rank				Total IC	O-S-D	Semi	Total IC	O-S-D	Semi	% Change	
1	1	Intel	U.S.	19,508	0	19,508	18,676	0	18,676	-4%	
2	2	Samsung	South Korea	14,030	767	14,797	16,152	920	17,072	15%	
3	3	TSMC (1)	Taiwan	10,319	0	10,319	12,911	0	12,911	25%	
4	4	SK Hynix	South Korea	5,829	210	6,039	7,323	305	7,628	26%	
5	5	Micron	U.S.	5,004	0	5,004	6,580	0	6,580	31%	
6	7	Qualcomm (2)	U.S.	4,050	0	4,050	6,281	0	6,281	55%	
7	6	Broadcom Inc. (2)	U.S.	3,673	409	4,082	4,355	485	4,840	19%	
8	9	Nvidia (2)	U.S.	3,074	0	3,074	4,630	0	4,630	51%	
9	8	TI	U.S.	2,974	190	3,164	3,793	235	4,028	27%	
10	16	MediaTek (2)	Taiwan	2,022	0	2,022	3,849	0	3,849	90%	
11	18	AMD (2)	U.S.	1,786	0	1,786	3,445	0	3,445	93%	
12	11	Infineon	Europe	1,828	876	2,704	2,170	1,083	3,253	20%	
13	10	Apple* (2)	U.S.	2,770	0	2,770	3,080	0	3,080	11%	
14	14	ST	Europe	1,483	745	2,228	2,011	994	3,005	35%	
15	13	Kioxia	Japan	2,567	0	2,567	2,585	0	2,585	1%	
	— Top-15 Total				3,197	84,114	97,841	4,022	101,863	21%	
(1) Founday (2) Foblace											

1) Foundry (2) Fabless

Source: Company reports, IC Insights' Strategic Reviews database

Number of Semiconductor Manufacturers with a Cutting Edge Logic Fab											
SilTerra											
X-FAB											
Dongbu HiTek											
ADI	ADI										
Atmel	Atmel										
Rohm	Rohm										
Sanyo	Sanyo										
Mitsubishi	Mitsubishi										
ON	ON										
Hitachi	Hitachi										
Cypress	Cypress	Cypress									
SkyWater	SkyWater	SkyWater									
Sony	Sony	Sony									
Infineon	Infineon	Infineon									
Sharp	Sharp	Sharp									
Freescale	Freescale	Freescale									
Renesas (NEC)	Renesas	Renesas	Renesas	Renesas							
Toshiba	Toshiba	Toshiba	Toshiba	Toshiba							
Fujitsu	Fujitsu	Fujitsu	Fujitsu	Fujitsu							
TI	TI	TI	TI	TI							
Panasonic	Panasonic	Panasonic	Panasonic	Panasonic	Panasonic						
STMicroelectronics	STM	STM	STM	STM	STM						
HLMC	HLMC		HLMC	HLMC	HLMC						
IBM	IBM	IBM	IBM	IBM	IBM	IBM					
UMC	UMC	UMC	UMC	UMC	UMC		UMC				
SMIC	SMIC	SMIC	SMIC	SMIC	SMIC		SMIC				
AMD	AMD	AMD	GlobalFoundries	GF	GF	GF	GF				
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	
TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	
Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	
180 nm	130 nm	90 nm	65 nm	45 nm/40 nm	32 nm/28 nm	22 nm/20 nm	16 nm/14 nm	10 nm	7 nm	5 nm	

## PMU – Projeto Multi Usuário

Permite a pequenos clientes prototipar circuitos integrados

Possuem programas especiais para universidades que permitem fabricar CIs gratuitamente


## Principais atores

- MOSIS (EUA)

EUROPRACTICE (IMEC -Bélgica)


CMP (França)





## Características de um wafer


- O wafer varia de 100mm a 450mm de diâmetro
- Espessura do wafer: 0,25mm a 1 mm
- Wafer é cortado de um lingote de silício de cristal simples
- Impurezas são adicionadas para as propriedades elétricas requeridas




## Características de um wafer

## Wafer com vários circuitos integrados idênticos

(antes de serem testados e encapsulados)




## Cerebras – https://www.cerebras.net





- TSMC 16nm, 84 dies
- The WSE (Wafer Scale Engine ) is 215 mm by 215 mm




CS-1 is powered by the Cerebras Wafer Scale **Engine - the largest chip** ever built

## 56x the size of the largest Graphics **Processing Unit**

The Cerebras Wafer Scale Engine is 46,225 mm<sup>2</sup> with 1.2 Trillion transistors and 400,000 Al-optimized cores.


By comparison, the largest Graphics Processing Unit is 815 mm<sup>2</sup> and has 21.1 Billion transistors.

Consumo de potência máxima: 20 kW




## FABRICAÇÃO DOS WAFERS

## **Obtaining the Single-Crystalline Silicon Ingot**



Source: Gilson Wirth, EMicro2004


## Obtenção de Silício Monocristalino



MEMC



## **Silicon Ingot**




A single crystal of silicon, a silicon ingot, grown by the Czochralski technique. The diameter of the ingot is 6 inches – 15 cm (courtesy of Texas Instruments).

--- ATUAL!


## Polimento dos lingotes de silício monocristalino



Após o crescimento do lingote de silício monocristalino, este passa por um processo de polimento, antes do corte em fatias



## **Obtaining the Silicon Wafer**



- 1. Reference cut (to provide mask alignment)
- 2. Slicing the silicon ingot





Source: R. Reis 1999

## Polimento dos wafers de silício monocristalino




Cada wafer passa individualmente por um processo de polimento, tanto das bordas como de suas superfícies.


## **Planarization: Polishing the Wafers**



From Smithsonian, 2000




Polimento e limpeza dos wafers de silício monocristalino



# FABRICAÇÃO DOS CIRCUITOS INTEGRADO

Obrigados os professores José Luís Güntzel (UFSC) e Gilson Inacio Wirth (UFRGS) por compartilharem suas apresentações neste tema

## **CMOS Process**



## **CMOS Fabrication**


CMOS transistors are fabricated on silicon wafer


Lithography process similar to printing press


On each step, different materials are deposited or etched

Easiest to understand by viewing both top and crosssection of wafer in a simplified manufacturing process

## Princípio de base: litografia







Light-field photomask

## FONTE:

http://www.nobelprize.org/educational/physics/integrated\_circuit/history/http://spie.org/samples/PM190.pdf

## Processo de Fabricação de CIs

## **Photoresist Coating**


A light sensitive **polymer** is evenly applied by spinning the wafer (thickness ~1µm)

Positive photoresist: a parte exposta à luz se torna solúvel



## Processo de Fabricação de CIs

## **Stepper Exposure & Photoresist Development**



(glass) mask

## Photoresist (negative type) SiO<sub>2</sub>


Modified from: Gilson Wirth, EMicro2004

Si substrate




- Photoresist não exposto é removido com solvente orgânico
- Wafer is "soft-baked" to harden remaining photoresist


## **Development:**



## Layout vs. AA' Cross on Fabricated Structure




## Layout vs. AA' Cross on Fabricated Structure



- Designers define only the top view geometries
- The vertical geometries (thickness of the various materials)
   are consequence of the fabrication process


## **Process Features: Gate Length**



Ln, Lp: NMOS, PMOS transistor channel length

L<sub>min</sub>: minimum channel length allowed by a given fabrication process. Examples: 350nm, 180nm, 130nm, 90nm, 65nm, 45nm, 32nm, 22nm ...

## **Process Features: Gate Width**




Wn, Wp: NMOS, PMOS channel width


 $W_{min}$ : minimum channel width allowed by a given fabrication process (generally, is the same value for both NMOS and PMOS)


## **Detailed Mask Views**

## □ Six masks

- n-well
- Polysilicon
- n+ diffusion
- p+ diffusion
- Contact
- Metal







**Figure 2.6** Simplified process sequence for the manufacturing of a n-dual-well CMOS circuit.

## N Well Creation (1/12)

A thin layer ("film") of oxide (SiO<sub>2</sub>), typically with 10nm, is deposited through dry oxidation (which is slow, but allows for a good thickness control)




## N Well Creation (2/12)

## **Deposition**

Any CMOS process requires the repetitive deposition of layers of a material over the complete wafer, to either act as buffers for a processing step, or as insulating or conducting layers. We have already discussed the oxidation process, which allows a layer of SiO<sub>2</sub> to be grown. Other materials require different techniques. For instance, silicon nitride (Si<sub>3</sub>N<sub>4</sub>) is used as a sacrificial buffer material during the formation of the field oxide and the introduction of the stopper implants. This silicon nitride is deposited everywhere using a process called *chemical vapor deposition* or CVD, which uses a gas-phase reaction with energy supplied by heat at around 850°C.

Cap. 2 – Rabaey

A thicker layer ("film") of "sacrificial" silicon nitride (Si<sub>3</sub>N<sub>4</sub>) is deposited through Plasma CVD (Chemical Vapor Deposition)




## N Well Creation (3/12) "N well layer" (pattern) Photolithography using N well mask: 1. Spin deposition of photoresist (~1µm) 2. Wafer is put in oven to dry photoresist 3. Wafer surface is exposed to UV light through N well **UV** light optical mask **Optical mask with** N well pattern (Negative) photoresist Silicon nitride (Si<sub>3</sub>N<sub>4</sub>) — Silicon oxide (SiO<sub>2</sub>) P substrate

## N Well Creation (4/12)


Photolithography using N well mask:

- 4.Unexposed photoresist is removed by using organic solvent
- 5. Wafer is "soft baked" at low temperature to hard remaining photoresist




## N Well Creation (5/12)

Nitride is selectively removed by plasma etching (photoresist serves as coat)




#### N Well Creation (6/12)

Nitride is selectively removed by plasma etching (photoresist serves as coat)




#### N Well Creation (7/12)


Remaining photoresist is removed with a mixture of acids



#### N Well Creation (8/12)





#### N Well Creation (9/12)



#### N Well Creation (10/12)


Nitride is selectively removed by plasma etching





#### N Well Creation (11/12)

Oxide is removed by using Hydrofluoric acid (HF)




#### N Well Creation (12/12)

#### Resumo

- Deposita óxido
- 2. Deposita nitrito
- 3. Deposita photoresist
- 4. Exposição UV
- 5. Remove photoresist
- 6. Remove nitrito (parcial)
- 7. Implantação iônica
- 8. Remove nitrito (total)
- 9. Remove óxido
- 10. "Limpa" o wafer

The wafer is cleaned (SRD - spin, rinse and dry with nitrogen)




#### Field Oxide Growth (1/5)

There are two types of regions ion wafer surface:


- Active area (where transistors are)
- Field area (must isolate transistors)

	N well	
P substrate		


#### Field Oxide Growth (2/5)



#### Field Oxide Growth (3/5)



#### Field Oxide Growth (4/5)




Wet oxidation is used to grow a thick layer of oxide (with a few hundreds of nanometers), that will serve as isolation between transistors

#### Field Oxide Growth (5/5)

Nitride is selectively removed by plasma etching


Oxide is removed by using Hydrofluoric acid (HF)

The wafer is cleaned (SRD - spin, rinse and dry with nitrogen)




#### **Gate Oxide Formation**

Wafer surface is submitted to dry oxidation to grow a thin film of oxide (~100 Angstrom), referred to as "gate oxide"




#### **Polysilicon Deposition (1/7)**


Poly is deposited by CVD process using silane gas




#### Polysilicon Shaping (2/7)




#### Polysilicon Shaping (3/7)






#### Polysilicon Shaping (4/7)

Poly is selectively removed by etching. The photoresist serves as coating.




#### Polysilicon Shaping (5/7)

Poly is selectively removed by etching. The photoresist serves as coating.



#### Polysilicon Shaping (6/7)


Thin oxide is selectively removed by etching. The photoresist serves as coating.



#### Polysilicon Shaping (7/7)

Thin oxide is selectively removed by etching. The photoresist serves as coating.


Observar: já temos o polisilício dos gates, mas ainda não temos D/S




P substrate

### **PMOS** Transistor Drain and Source Creation 1/12 "P implant" layer (pattern) P implant pattern is "printed" on wafer surface by using photolithography. **UV** light **Optical mask with** P implant pattern N well

### PMOS Transistor Drain and Source Creation




### PMOS Transistor Drain and Source Creation 3/12




P-type dopants are implanted through ion implantation.

Photoresist serves as coating (implants are shallow).

# PMOS Transistor Drain and Source Creation 4/12




Photoresist serves as coating (implants are shallow).




# PMOS Transistor Drain and Source Creation 5/12

Remaining photoresist is removed with a mixture of acids.



# PMOS Transistor Drain and Source Creation 6/12


Remaining photoresist is removed with a mixture of acids.




### **NMOS** Transistor Drain and Source Creation

7/12 "N implant" layer (pattern) N implant pattern is "printed" on wafer surface by using photolithography. **UV** light **Optical mask with** N implant pattern N well P substrate

#### **NMOS Transistor Drain and Source Creation**




# NMOS Transistor Drain and Source Creation 9/12



N-type dopants are implanted through ion implantation.

Photoresist serves as coating (implants are shallow).

# NMOS Transistor Drain and Source Creation 10/12




N-type dopants are implanted through ion implantation.

Photoresist serves as coating (implants are shallow).


# NMOS Transistor Drain and Source Creation 11/12

Remaining photoresist is removed with a mixture of acids.




# NMOS Transistor Drain and Source Creation 12/12

Remaining photoresist is removed with a mixture of acids.




#### **Isolation Oxide Deposition**


A thick film of oxide is deposited through CVD.



#### **Contact Wholes Opening (1/6)**




#### **Contact Wholes Opening (2/6)**




#### **Contact Wholes Opening (3/6)**

Contact holes are dug on isolation oxide through etching.




# **Contact Wholes Opening (4/6)**

Contact holes are dug on isolation oxide through etching.




# **Contact Wholes Opening (5/6)**

Remaining photoresist is removed.




# **Contact Wholes Opening (6/6)**




# **Metal 1 Deposition (1/6)**


Metal 1 is deposited through sputtering.



# **Metal 1 Deposition (2/6)**




# Metal 1 Deposition (3/6)




# **Metal 1 Deposition (4/6)**

Undesired metal 1 is removed through etching.




# **Metal 1 Deposition (5/6)**

Undesired metal 1 is removed through etching.




# **Metal 1 Deposition (6/6)**

Photoresist is removed.




#### **Isolation Oxide Deposition**

Another thick film of oxide is deposited through CVD to isolate metal 1 from metal 2.




## **Metal 2 Deposition**


Similarly to metal 1 deposition.



# Layout vs. AA' Cross on Fabricated Structure NMOS transistor PMOS transistor




#### **A Modern CMOS Process**



**Dual-Well Trench-Isolated CMOS Process** 

#### **Final Result**



#### **Corte dos wafers**






#### **Teste Final**








#### **Encapsulamento**




#### 3D Design



#### 3D NAND architecture

3D NAND is quantified by the number of layers stacked in a device. As more layers are added, the bit density increases. Today, 3D NAND suppliers are shipping 64-layer devices, although they are now ramping up the next technology generation, which has 96 layers. And behind the scenes vendors are racing to develop and ship the next iteration, 128-layer products, by mid-2019, analysts said. <a href="https://semiengineering.com/3d-nand-flash-wars-begin/">https://semiengineering.com/3d-nand-flash-wars-begin/</a>




Year	2016-2017		2018-2019		2020-2021	2022-2023
Generation 3D	L48	L64	L96	L128	L256	512
Die size (3b/cell)	256-512 Gb	512Gb – ITb	512Gb-2Tb	I-3Tb	2-6 Tb	4-12Tb
Hole CD	65-100	65-100	65-100	65-100	65-100	65-100
Slit pitch (# holes)	4	4	4-8	8	8	8
Vertical pitch	50-70nm	40-60	40-60	40-50	40-50	40-50
BL CD	20	20	20 - 40	~40	~40	~40
Multiple stacks	No	No	No	No	Yes (2-4)	Yes (4-8)

# Novos processos de fabricação


#### Até +- 32 nm


http://maltiel-consulting.com/Intel\_22nm\_3D\_Tri-Gate\_FinFETs\_Transistors\_maltiel\_semiconductor\_consulting.html
















#### FinFET - Intel 3D Tri-Gate Transistor


#### 22 nm Tri-Gate Transistor




Tri-Gate transistors can have multiple fins connected together to increase total drive strength for higher performance


#### 22 nm Tri-Gate Transistor






#### **FinFET**







#### Transistor Gate Delay



#### **FinFET Layout**




#### **FinFET Layout**





#### **FinFET**

#### 22 nm Tri-Gate Transistor



#### **SOI – Silicon on Insulator**






# Fully Depleted Silicon On Insulator, or FD-SOI:

- planar process technology
- an ultra-thin layer of insulator, called the buried oxide, is positioned on top of the base silicon.
- a very thin silicon film implements the transistor channel.
- Thanks to its thinness, there is no need to dope the channel, thus making the transistor Fully Depleted.
- Device: "ultra-thin body and buried oxide Fully Depleted SOI" or UTBB-FD-SOI

https://www.youtube.com/watch?v=uvV7jcpQ7UY

#### **SOI – Silicon on Insulator**


- The buried oxide layer lowers the parasitic capacitance between the source and the drain.
- It also efficiently confines the electrons flowing from the source to the drain, reducing performance-degrading leakage currents.



**Figure 1. Traditional CMOS versus FD-SOI.** As a bulk-CMOS transistor gets smaller, electrons can jump from the source to the drain even when the gate is off, creating leakage current. In the FD-SOI transistor, the buried oxide layer blocks most of the leakage.


http://globalfoundries.com/docs/default-source/PDF/FD-SOI-Offers-Alternative-to-FinFET.pdf

## Addressing Digital Markets 5



http://www.soiconsortium.org/fully-depleted-soi/presentations/SOI-Consortium-FD-SOI-and-RF-SOI-Forum-Tokyo-2016/analogRF ACathelin 19012016 SOIConsortiumWS Tokyo Jan2016 final very.pdf


#### Mais uma opção - SOI FinFET




The SOI Industry Consortium (including IBM, Imec, Soitec, and Freescale) has been experimenting with combining FinFETs with SOI, here showing the buried-oxide (BOX, right) which is thinned for FD-SOI.

(Source: SOI Industry Consortium)

#### Para vai a tecnologia?




**Gate-All-Around Transistors:** the transistor channel is made up of an array of vertical nanowires.



#### Multi Bridge Channel FET

3nm Samsumg









Fig. 3. GAA geometry structures. (A). horizontally sizing; (B). laterally sizing; (C).vertically sizing. Pink lines indicate the position of contacts.








https://medium.com/@MattTraversoPhD/how-cfet-will-revolutionize-semiconductor-morphology-and-continue-moores-law-4705bc803d49





Intel's CFET technology (at least 4 process nodes away) shows the smallest feature is >4x 3 nm. From <a href="https://www.techdesignforums.com/blog/2020/11/09/iedm-2020-core-cmos-advance/">https://www.techdesignforums.com/blog/2020/11/09/iedm-2020-core-cmos-advance/</a>