About Me

    Research Interests

  • RISC-V processors and Instruction Set Extensions (ISEs)
  • Microelectronics: digital ASIC design
  • Manycores and Networks‑on‑Chip (NoCs)
  • Security and reliability in embedded systems
  • Hardware acceleration
  • Rapid prototyping with FPGAs
  • Applications in telecommunications
Chip photo Chip photo Word cloud banner

Short CV

Fernando Moraes received the B.Sc. degree in electrical engineering and the M.Sc. degree from the Universidade Federal do Rio Grande do Sul (UFRGS), Porto Alegre, Brazil, in 1987 and 1990, respectively, and the Ph.D. degree from the Laboratoire d’Informatique, Robotique et Microélectronique de Montpellier (LIRMM), France, in 1994, with the distinction Très Honorable avec Félicitations du Jury. He has been a Full Professor at PUCRS since 2002, where he coordinated the Computer Engineering Course (2001–2006) and the Computer Science Graduate Program (2008–2010). He has advised 33 M.Sc. and 20 Ph.D. students, and co-advised 4 M.Sc. and 3 Ph.D. students. He served as Invited Professor at the Université de Montpellier in 1998, 1999, 2000, and 2017, and leads cooperation programs with French institutions, including RAISON and FORCINT. He maintains close cooperation with industry, coordinating projects with DATACOM and with EnSilica on the SoC-WiMed wireless medical-monitoring chip. He has authored or co-authored over 60 journal articles and 290 conference papers on VLSI design, covering many-cores, networks-on-chip (NoCs), RISC-V hardware acceleration, and machine-learning-driven security; one of these, "HERMES: An Infrastructure for Low Area Overhead Packet-Switching Networks on Chip", has over 800 citations. His current research interests include security and reliability in NoC-based many-cores, RISC-V instruction-set extensions for cryptography and machine learning, and hardware Trojan detection using lightweight ML models. Dr. Moraes serves on the program committees of SBCCI, ISVLSI, NOCS, and DATE, and has been an Associate Editor of the IEEE Transactions on Circuits and Systems II: Express Briefs since 2024. He is a member of SBC and SBMICRO, and a Senior Member of IEEE. [July 2026].

Research Presentations: RISC-V, Manycores, Microelectronics, NoCs, Security

Research: GIT Repositories and Surveys

Open Access Surveys

News

Pesquisador Homenageado da CECCI/SBC, 2026
Pesquisador Homenageado
CECCI / SBC — 2026
  • September/26 — 14o Prêmio José Camargo da Costa — Concurso de Teses da SBMicro na área Projeto, CAD e Teste de Circuitos Integrados, SBMICRO — Angelo Elias Dal Zotto Prêmio José Camargo da Costa
  • September/26 — GAPH group at Chip in Sampa SBCCI
  • September/25 — GAPH group at Chip in the Jungle SBCCI   and best paper
  • September/24 — 12o Prêmio José Camargo da Costa — Concurso de Dissertações da SBMicro na área Projeto, CAD e Teste de Circuitos Integrados, SBMICRO — Carlos Gewehr Prêmio José Camargo da Costa
  • October/23 — Highlight at the XXIV PUCRS Undergraduate Research Fair: CoolChip — Gerenciamento Térmico e de Lifetime em Sistemas Manycore, student Vitor Balbinot Zanini. Vitor Zanini
  • May/2021 — 25 years at PUCRS — Medalha Irmão Afonso. PUCRS medal
  • September/19 — SBCCI'19 Best Paper Finalist: Fine-grain Temperature Monitoring for Many-Core Systems.
  • December/18 — BRAFITEC mission to France for PUCRS–Polytech Montpellier double degree.
  • May/18 — Post-doctoral fellowship approved for Marcelo Ruaro — FAPERGS.
  • April/18 — Two Computer Engineering students to Montpellier via BRAFITEC: Gelmar Luiz Da Costa and Lucas Zini.
  • March/17 — BRAFITEC FORCINT: Undergraduate Mobility project approved.
  • January/17 — Invited Professor in France

Last update: September 13, 2026 (13:30)